

General Description

The MY70N10NE5 use advanced SGT MOSFET technology to provide low RDS(ON), low gate charge, fast switching and excellent avalanche characteristics. This device is specially designed to get better ruggedness and suitable to use in





Features

V _{DSS}	100	V
I _D	80	A
R _{DS(ON)} (at V _{GS} =10V)	6.4	mΩ
R _{DS(ON)} (at V _{GS} =4.5V)	9.3	mΩ

Application

- Battery protection
- Load switch
- Uninterruptible power supply



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY70N10NE5	PDFN5*6-8L	MY70N10NE5	5000

Absolute Maximum Ratings (T_c=25 °C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain source voltage	V _{DS}	100	V
Gate source voltage	V _{GS}	±20	V
Continuous drain current ¹⁾ , T _c =25 °C	I _D	70	A
Pulsed drain current ²⁾ , T _c =25 °C	I _D , pulse	180	A
Power dissipation ³⁾ , T _c =25 °C	P _D	125	W
Single pulsed avalanche energy ⁵⁾	EAS	100	mJ
Operation and storage temperature	T _{stg} , T _j	-55 to 150	°C
Thermal resistance, junction-case	R _{θJC}	1	°C/W
Thermal resistance, junction-ambient ⁴⁾	R _{θJA}	62	°C/W

Electrical Characteristics ($T_j=25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test condition	Min.	Typ.	Max.	Unit
Drain-source breakdown voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0 \text{ V}, \text{I}_D=250 \mu\text{A}$	100			V
Gate threshold voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250 \mu\text{A}$	1.0	2.0	2.5	V
Drain-source on-state resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=10 \text{ V}, \text{I}_D=20 \text{ A}$		6.4	7.7	$\text{m}\Omega$
Drain-source on-state resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=4.5 \text{ V}, \text{I}_D=15 \text{ A}$		9.3	11.6	$\text{m}\Omega$
Gate-source leakage current	I_{GSS}	$\text{V}_{\text{GS}}=20 \text{ V}$			100	nA
Drain-source leakage current	I_{DSS}				-100	
Drain-source leakage current	I_{DSS}	$\text{V}_{\text{DS}}=100 \text{ V}, \text{V}_{\text{GS}}=0 \text{ V}$			1	μA
Input capacitance	C_{iss}	$\text{V}_{\text{GS}}=0 \text{ V}, \text{V}_{\text{DS}}=50 \text{ V}, f=1 \text{ MHz}$		2604		pF
Output capacitance	C_{oss}			361.2		pF
Reverse transfer capacitance	C_{rss}			6.5		pF
Turn-on delay time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{GS}}=10 \text{ V}, \text{V}_{\text{DS}}=50 \text{ V}, \text{R}_G=2.2 \Omega, \text{I}_D=25 \text{ A}$		20.6		ns
Rise time	t_r			5		ns
Turn-off delay time	$\text{t}_{\text{d(off)}}$			51.8		ns
Fall time	t_f			9		ns
Total gate charge	Q_g	$\text{I}_D=25 \text{ A}, \text{V}_{\text{DS}}=50 \text{ V}, \text{V}_{\text{GS}}=10 \text{ V}$		49.9		nC
Gate-source charge	Q_{gs}			6.5		nC
Gate-drain charge	Q_{gd}			12.4		nC
Gate plateau voltage	$\text{V}_{\text{plateau}}$			3.4		V
Diode forward current	I_s	$\text{V}_{\text{GS}} < \text{V}_{\text{th}}$			60	
Pulsed source current	I_{SP}				180	A
Diode forward voltage	V_{SD}	$\text{I}_s=12 \text{ A}, \text{V}_{\text{GS}}=0 \text{ V}$			1.3	V
Reverse recovery time	t_{rr}	$\text{I}_s=12 \text{ A}, \text{di/dt}=100 \text{ A}/\mu\text{s}$		60.2		ns
Reverse recovery charge	Q_{rr}			106.1		nC
Peak reverse recovery current	I_{rrm}			3		A

Note

- 1) Calculated continuous current based on maximum allowable junction temperature.
- 2) Repetitive rating; pulse width limited by max. junction temperature.
- 3) P_d is based on max. junction temperature, using junction-case thermal resistance.
- 4) The value of R_{\thetaJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $\text{T}_a=25^\circ\text{C}$.
- 5) $\text{V}_{\text{DD}}=50 \text{ V}, \text{R}_G=25 \Omega, \text{L}=0.3 \text{ mH}$, starting $\text{T}_j=25^\circ\text{C}$.

Typical Characteristics




Figure 1, Typ. output characteristics




Figure 2, Typ. transfer characteristics




Figure 3, Typ. capacitances




Figure 4, Typ. gate charge




Figure 5, Drain-source breakdown voltage




Figure 6, Drain-source on-state resistance




Figure 7, Forward characteristic of body diode

Figure 8, Drain-source on-state resistance




Figure 9, Safe operation area $T_c=25\text{ }^{\circ}\text{C}$




Figure 1. Gate charge test circuit & waveform




Figure 2. Switching time test circuit & waveforms




Figure 3. Unclamped inductive switching (UIS) test circuit & waveforms






Figure 4. Diode reverse recovery test circuit & waveforms

Package Mechanical Data-DFN5*6-8L-JQ Single



Symbol	Common			
	mm		Inch	
	Mim	Max	Min	Max
A	1.03	1.17	0.0406	0.0461
b	0.34	0.48	0.0134	0.0189
c	0.824	0.0970	0.0324	0.082
D	4.80	5.40	0.1890	0.2126
D1	4.11	4.31	0.1618	0.1697
D2	4.80	5.00	0.1890	0.1969
E	5.95	6.15	0.2343	0.2421
E1	5.65	5.85	0.2224	0.2303
E2	1.60	/	0.0630	/
e	1.27 BSC		0.05 BSC	
L	0.05	0.25	0.0020	0.0098
L1	0.38	0.50	0.0150	0.0197
L2	0.38	0.50	0.0150	0.0197
H	3.30	3.50	0.1299	0.1378
I	/	0.18	/	0.0070