

General Description

The MY120N10P is silicon N-channel Enhanced VDMOSFETs obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy.





Features

V_{DSS}	100	V
I_D	120	A
P_D ($T_C = 25^\circ\text{C}$)	215	W
$R_{DS(ON)}$ (at $V_{GS} = 10\text{V}$)	5.2	$\text{m}\Omega$

Application

- High efficiency switch mode power supplies
- Power factor correction
- Electronic lamp ballast



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY120N10P	TO-220	MY120N10P	1000

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter		Maximum	Unit
V_{DSS}	Drain-to-Source Voltage		100	V
V_{GSS}	Gate-to-Source Voltage		± 25	V
I_D^3	Continuous Drain Current	$T_C = 25^\circ\text{C}$	120	A
		$T_C = 100^\circ\text{C}$	97	
I_{DP}^4	Pulsed Drain Current	$T_C = 25^\circ\text{C}$	530	
I_{AS}^5	Avalanche Current		33	
E_{AS}^5	Avalanche energy		560	mJ
PD	Maximum Power Dissipation	$T_C = 25^\circ\text{C}$	215	W
		$T_C = 100^\circ\text{C}$	105	
T_J, T_{STG}	Junction & Storage Temperature Range		-55~175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta jc}$	Thermal Resistance-Junction to Case	0.68	$^\circ\text{C/W}$
$R_{\theta ja}$	Thermal Resistance-Junction to Ambient	62.5	

Electrical Characteristics ($T_c=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ	Max.	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	100	—	—	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V	—	—	1	uA
		T _J =125°C	—	—	20	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2	3	4	V
I _{GSS}	Gate Leakage Current	V _{GS} =±25V, V _{DS} =0V	—	—	±100	nA
R _{DS(on)} ¹	Drain-Source On-Resistance	V _{GS} =10V, I _D =60A	—	5.2	6.2	mΩ
			—	—	—	
Diode Characteristics						
V _{SD} ¹	Diode Forward Voltage	I _{SD} =60A, V _{GS} =0V	—	0.8	1.3	V
I _S ³	Diode Continuous Forward Current		—	—	50	A
t _{rr}	Reverse Recovery Time	I _F =60A, V _{DD} =50V dI/dt=100A/us	—	65	—	nS
Q _{rr}	Reverse Recovery Charge		—	102	—	nC
Dynamic Characteristics ²						
R _G	Gate Resistance	V _{GS} =0V, V _{DS} =0V, Frequency=1MHz	—	1.8	—	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =25V Frequency=1MHz	—	6235	—	pF
C _{oss}	Output Capacitance		—	942	—	
C _{rss}	Reverse Transfer Capacitance		—	506	—	
t _{d(on)}	Turn-On Delay Time	V _{DD} =50V, I _D =30A, V _{GS} =10V, R _G =25Ω	—	51	—	nS
t _r	Rise Time		—	116	—	
t _{d(off)}	Turn-Off Delay Time		—	247	—	
t _f	Fall Time		—	150	—	
Gate Charge Characteristics ²						
Q _g	Total Gate Charge	V _{DS} =80V, V _{GS} =10V I _D =30A	—	126.7	—	nC
Q _{gs}	Gate-to-Source Charge		—	20	—	
Q _{gd}	Gate-to-Drain Charge		—	55.5	—	

Note: 1: Pulse test; pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.


2: Guaranteed by design, not subject to production testing.

3: Package limitation current is 50A. Calculated continuous current based on maximum allowable junction temperature.


4: Repetitive rating, pulse width limited by max junction temperature.

5: Starting $T_J = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $V_{DD}=90V$. $I_{as}=66A$


Drain-Source On Resistance




Source-Drain Diode Forward




Capacitance




Gate Charge




Power Dissipation




Drain Current




Safe Operation Area



Thermal Transient Impedance



Package Mechanical Data-TO-220 Single



Items	Values(mm)	
	MIN	MAX
A	9.60	10.4
B	15.4	16.2
B1	8.90	9.50
C	4.30	4.90
C1	2.10	3.00
D	2.40	3.00
E	0.60	1.00
F	0.30	0.60
G	1.12	1.42
H	3.40	3.80
	2.40	2.90
L*	12.0	14.0
N	2.34	2.74
Q	3.15	3.55
Φ P	2.90	3.30