

General Description

The MY10N60F is silicon N-channel Enhanced VDMOSFETs, obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy.




Features

V_{DSS}	600	V
I_D	10	A
$P_D (T_C = 25^\circ C)$	48	W
$R_{DS(ON)} (at V_{GS} = 10V)$	1	Ω

Application

- Fast Switching
- Low ON Resistance
- Low Gate Charge
- Power factor correction



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
MY10N60F	TO-220F	MY10N60F	1000

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Symbol	Parameters	Ratings	Unit
V_{DSS}	Drain-Source Voltage	600	V
V_{GS}	Gate-Source Voltage-Continuous	± 30	V
I_D	Drain Current-Continuous (Note 2)	10	A
I_{DM}	Drain Current-Single Plused (Note 1)	36	A
P_D	Power Dissipation (Note 2)	48	W
T_j	Max.Operating junction temperature	150	$^\circ C/W$

Electrical Characteristics ($T_c=25\text{ }^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameters	Min	Typ	Max	Units	Conditions
Static Characteristics						
B _{VDS}	Drain-Source Breakdown VoltageCurrent (Note 1)	600	--	--	mA	I _D =250μA V _{GS} =0V , T _J =25°C
V _{GS(th)}	Gate Threshold Voltage	2.0	--	4.0	V	V _{DS} =V _{GS} , I _D =250μA
R _{DS(on)}	Drain-Source On-Resistance	--	1	1.2	Ω	V _{GS} =10V , I _D =4A
I _{GSS}	Gate-Body Leakage Current	--	--	±100	nA	V _{GS} =±30V , V _{DS} =0
I _{DSS}	Zero Gate Voltage Drain Current	--	--	1	μA	V _{DS} =650V , V _{GS} =0
Switching Characteristics						
T _{d (on)}	Turn-On Delay Time	--	23	55	ns	V _{DS} =325V , I _D =8A, R _G =25Ω (Note 2)
T _r	Rise Time	--	69.5	150	ns	
T _{d (off)}	Turn-Off Delay Time	--	144	300	ns	
T _f	Fall Time	--	77.5	165	ns	
Q _g	Total Gate Charge	--	44	36	nC	V _{DS} =480 , V _{GS} =1 , I _D =8A (Note 2)
Q _{gs}	Gate-Source Charge	--	65	--	nC	
Q _{gd}	Gate-Drain Charge	--	19	--	nC	
Dynamic Characteristics						
C _{iss}	Input Capacitance	--	1570	2040	pF	V _{DS} =25V , V _{GS} =0, f=1MHz
C _{oss}	Output Capacitance	--	166	2040	pF	
C _{rss}	Reverse Transfer Capacitance	--	18	24	pF	
I _S	Continuous Drain-Source Diode ForwardCurrent (Note 2)	--	--	10	A	
V _{SD}	Diode Forward On-Voltage	--	--	1.4	V	I _S =8A , V _{GS} =0
R _{th(j-c)}	Thermal Resistance, Junction to Case	--	--	2.6	C/ W	

Note 1: Repetitive Rating : Pulse width limited by maximum junction temperature

Note 2: Pulse test: $PW \leq 300\mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature




Figure 11. Transient Thermal Response Curve

The figure consists of two parts. The left part is a schematic diagram of the test setup. It shows a 12V DC source connected to a 50KΩ resistor and a 200nF capacitor in parallel. This network is connected to the gate of a MOSFET labeled 'Same Type as DUT'. A 300nF capacitor is connected between the gate and drain of this MOSFET. The drain of this MOSFET is connected to the gate of the DUT (Device Under Test). A 3mA current source is connected to the gate of the DUT. The DUT is connected to a load resistor and a drain voltage source V_{DS} . The right part is a charge state diagram showing the gate voltage V_{GS} versus Charge. The diagram shows a piecewise linear relationship with three regions: Q_g (gate charging), Q_{gs} (gate-to-source capacitance charging), and Q_{ad} (adsorption/desorption). A dashed line indicates a V_{GS} of 10V.

Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms






Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package Mechanical Data-TO-220F Single



Items	Values(mm)	
	MIN	MAX
A	9.60	10.4
B	15.4	16.2
B1	8.90	9.50
C	4.30	4.90
C1	2.10	3.00
D	2.40	3.00
E	0.60	1.00
F	0.30	0.60
G	1.12	1.42
H	3.40	3.80
	2.40	2.90
L*	12.0	14.0
N	2.34	2.74
Q	3.15	3.55
Φ P	2.90	3.30